## ARM ${ }^{\circledR}$ and Thumb ${ }^{\circledR}$-2 Instruction Set Quick Reference Card

Key to Tables

Rm \{, <opsh>\}
<Operand2>
<fields>
<PSR>
C*, V*
<Rs|sh>
$x, y$
<imm8m>
<prefix>
\{IA|IB|DA|DB\}
<size>

See Table Register, optionally shifted by constant
See Table Flexible Operand 2. Shift and rotate are only available as part of Operand2. See Table PSR fields.
APSR (Application Program Status Register), CPSR (Current Processor Status Register), or SPSR (Saved Processor Status Register)
Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.
Can be Rs or an immediate shift value. The values allowed for each shift type are the same as those shown in Table Register, optionally shifted by constant.
B meaning half-register [15:0], or T meaning [31:16].
ARM: a 32 -bit constant, formed by right-rotating an 8 -bit value by an even number of bits.
Thumb: a 32 -bit constant, formed by left-shifting an 8 -bit value by any number of bits, or a bit pattern of one of the forms 0xXYXYXYXY, 0x00XY00XY or 0xXY00XY00.

## See Table Prefixes for Parallel instructions

Increment After, Increment Before, Decrement After, or Decrement Before.
IB and DA are not available in Thumb state. If omitted, defaults to IA.
B, SB, H, or SH, meaning Byte, Signed Byte, Halfword, and Signed Halfword respectively. SB and SH are not available in STR instructions.
\{R\}

A comma-separated list of registers, enclosed in braces $\{$ and $\}$.
As <reglist>, must not include the PC.
As <reglist>, including the PC.
Either nzcvq (ALU flags PSR[31:27]) or $g$ (SIMD GE flags PSR[19:16])

## See Table ARM architecture versions

+ or -. (+ may be omitted.)
Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt). See Table Processor Modes
SP for the processor mode specified by <p_mode> Least significant bit of bitfield.
Width of bitfield. <width> + <1 sb> must be $<=32$.
RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.
Updates base register after data transfer if ! present (pre-indexed). Updates condition flags if $S$ present.
User mode privilege if T present.
Rounds result to nearest if R present, otherwise truncates result.

| Operation |  | § | Assembler | S updates | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add | Add <br> with carry <br> wide <br> saturating \{doubled\} | $\begin{aligned} & \text { T2 } \\ & \text { 5E } \end{aligned}$ | ```ADD{S} Rd, Rn, <Operand2> ADC{S} Rd, Rn, <Operand2> ADD Rd, Rn, #<imm12> Q{D}ADD Rd, Rm, Rn``` | $\begin{array}{llll} \hline \mathrm{N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \end{array}$ | $\begin{aligned} & \mathrm{Rd}:=\mathrm{Rn}+\text { Operand } 2 \\ & \mathrm{Rd}:=\mathrm{Rn}+\text { Operand2 }+ \text { Carry } \\ & \mathrm{Rd}:=\mathrm{Rn}+\mathrm{imm} 12, \text { imm12 range } 0-4095 \\ & \mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}+\mathrm{Rn}) \quad \text { doubled: } \mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}+\mathrm{SAT}(\mathrm{Rn} * 2)) \end{aligned}$ | $\begin{gathered} \mathrm{N} \\ \mathrm{~N} \\ \mathrm{~T}, \mathrm{P} \\ \mathrm{Q} \end{gathered}$ |
| Address | Form PC-relative address |  | ADR Rd, <label> |  | $\mathrm{Rd}:=<$ label $>$, for <label> range from current instruction see Note L | N, L |
| Subtract | Subtract with carry wide reverse subtract reverse subtract with carry saturating \{doubled\} <br> Exception return without stack | T2 | SUB \{S\} Rd, Rn, <Operand2> SBC \{S\} Rd, Rn, <Operand2> SUB Rd, Rn, \#<imm12> RSB\{S\} Rd, Rn, <Operand2> RSC \{S\} Rd, Rn, <Operand2> Q\{D\}SUB Rd, Rm, Rn SUBS PC, LR, \#<imm8> | N Z C V <br> N Z C V <br> N Z C V <br> N Z C V <br> N Z C V | ```Rd := Rn - Operand2 \(\mathrm{Rd}:=\mathrm{Rn}\) - Operand 2 - NOT(Carry) \(\mathrm{Rd}:=\mathrm{Rn}-\mathrm{imm} 12\), imm12 range 0-4095 \(\mathrm{Rd}:=\) Operand \(2-\mathrm{Rn}\) \(\mathrm{Rd}:=\) Operand \(2-\mathrm{Rn}-\mathrm{NOT}(\) Carry \()\) \(\mathrm{Rd}:=\operatorname{SAT}(\mathrm{Rm}-\mathrm{Rn}) \quad\) doubled: \(\mathrm{Rd}:=\operatorname{SAT}(\mathrm{Rm}-\operatorname{SAT}(\mathrm{Rn} * 2))\) \(\mathrm{PC}=\mathrm{LR}-\mathrm{imm} 8, \mathrm{CPSR}=\mathrm{SPSR}\) (current mode), imm8 range 0-255.``` | N N $\mathrm{T}, \mathrm{P}$ N A Q |
| Parallel arithmetic | Halfword-wise addition | 6 | <prefix>ADD16 Rd, Rn, Rm |  | $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{Rm}[31: 16], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{Rm}[15: 0]$ | G |
|  | Halfword-wise subtraction | 6 | <prefix>SUB16 |  | [31:16] := Rn[31:16] - Rm[31:16], $\operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]-\operatorname{Rm}[15: 0]$ | G |
|  | Byte-wise addition | 6 | <prefix>ADD8 Rd, Rn, Rm |  | $\begin{array}{r} \operatorname{Rd}[31: 24]:=\operatorname{Rn}[31: 24]+\operatorname{Rm}[31: 24], \operatorname{Rd}[23: 16]:=\operatorname{Rn}[23: 16]+\operatorname{Rm}[23: 16], \\ \operatorname{Rd}[15: 8]:=\operatorname{Rn}[15: 8]+\operatorname{Rm}[15: 8], \operatorname{Rd}[7: 0]:=\operatorname{Rn}[7: 0]+\operatorname{Rm}[7: 0] \end{array}$ | G |
|  | Byte-wise subtraction | 6 | <prefix>SUB8 Rd, Rn, Rm |  | $\begin{aligned} & \operatorname{Rd}[31: 24]:=\operatorname{Rn}[31: 24]-\operatorname{Rm}[31: 24], \operatorname{Rd}[23: 16]:=\operatorname{Rn}[23: 16]-\operatorname{Rm}[23: 16], \\ & \quad \operatorname{Rd}[15: 8]:=\operatorname{Rn}[15: 8]-\operatorname{Rm}[15: 8], \operatorname{Rd}[7: 0]:=\operatorname{Rn}[7: 0]-\operatorname{Rm}[7: 0] \end{aligned}$ | G |
|  | Halfword-wise exchange, add, subtract | 6 | <prefix>ASX Rd, Rn, Rm |  | $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{Rm}[15: 0], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]-\operatorname{Rm}[31: 16]$ | G |
|  | Halfword-wise exchange, subtract, add | 6 | <prefix>SAX Rd, Rn, Rm |  | $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]-\operatorname{Rm}[15: 0], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{Rm}[31: 16]$ | G |
|  | Unsigned sum of absolute differences | 6 | USAD8 Rd, Rm, Rs |  | $\begin{aligned} \operatorname{Rd} & :=\operatorname{Abs}(\operatorname{Rm}[31: 24]-\operatorname{Rs}[31: 24])+\operatorname{Abs}(\operatorname{Rm}[23: 16]-\operatorname{Rs}[23: 16]) \\ & +\operatorname{Abs}(\operatorname{Rm}[15: 8]-\operatorname{Rs}[15: 8])+\operatorname{Abs}(\operatorname{Rm}[7: 0]-\operatorname{Rs}[7: 0]) \end{aligned}$ |  |
|  | and accumulate | 6 | USADA8 Rd, Rm, Rs, Rn |  | $\begin{aligned} \operatorname{Rd} & :=\operatorname{Rn}+\operatorname{Abs}(\operatorname{Rm}[31: 24]-\operatorname{Rs}[31: 24])+\operatorname{Abs}(\operatorname{Rm}[23: 16]-\operatorname{Rs}[23: 16]) \\ & +\operatorname{Abs}(\operatorname{Rm}[15: 8]-\operatorname{Rs}[15: 8])+\operatorname{Abs}(\operatorname{Rm}[7: 0]-\operatorname{Rs}[7: 0]) \end{aligned}$ |  |
| Saturate | Signed saturate word, right shift | 6 | SSAT Rd, \#<sat>, Rm\{, ASR <sh>\} |  | Rd := SignedSat((Rm ASR sh), sat). <sat> range 1-32, <sh> range 1-31. | Q, R |
|  | Signed saturate word, left shift | 6 | SSAT Ra, \#<sat>, Rm\{, LSL <sh>\} |  | Rd := SignedSat((Rm LSL sh), sat). <sat> range 1-32, <sh> range 0-31. | Q |
|  | Signed saturate two halfwords | 6 | SSAT16 Rd, \#<sat>, Rm |  | $\begin{aligned} & \operatorname{Rd}[31: 16]:=\text { SignedSat(Rm[31:16], sat) }, \\ & \quad \operatorname{Rd}[15: 0]:=\text { SignedSat }(\operatorname{Rm}[15: 0], \text { sat }) . ~<\text { sat }>\text { range } 1-16 . \end{aligned}$ | Q |
|  | Unsigned saturate word, right shift | 6 | USAT Rd, \#<sat>, Rm\{, ASR <sh>\} |  | Rd := UnsignedSat((Rm ASR sh), sat). < sat> range 0-31, <sh> range 1-3 | Q, R |
|  | Unsigned saturate word, left shift | 6 | USAT Rd, \#<sat>, Rm\{, LSL <sh>\} |  | Rd := UnsignedSat((Rm LSL sh), sat). < sat> range 0-31, <sh> range 0-31. | Q |
|  | Unsigned saturate two halfwords | 6 | USAT16 Rd, \#<sat>, Rm |  | $\begin{aligned} & \operatorname{Rd}[31: 16]:=\text { UnsignedSat(Rm[31:16], sat), } \\ & \quad \operatorname{Rd}[15: 0]:=\text { UnsignedSat(Rm[15:0], sat). < sat> range 0-15. } \end{aligned}$ | Q |

## ARM and Thumb-2 Instruction Set

 Quick Reference Card| Operation |  | § | Assembler | S updates | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Multiply | Multiply <br> and accumulate <br> and subtract <br> unsigned long <br> unsigned accumulate long <br> unsigned double accumulate long <br> Signed multiply long <br> and accumulate long <br> $16 * 16$ bit <br> $32 * 16$ bit <br> $16 * 16$ bit and accumulate <br> $32 * 16$ bit and accumulate <br> $16 * 16$ bit and accumulate long <br> Dual signed multiply, add <br> and accumulate <br> and accumulate long <br> Dual signed multiply, subtract and accumulate and accumulate long <br> Signed top word multiply and accumulate and subtract <br> with internal 40-bit accumulate packed halfword halfword | $\begin{gathered} \mathrm{T} 2 \\ \\ 6 \\ \\ \hline \end{gathered}$ | ```MUL {S} Rd, Rm, Rs MLA{S} Rd, Rm, Rs, Rn MLS Rd, Rm, Rs, Rn UMULL{S} RdLo, RdHi, Rm, Rs UMLAL{S} RdLo, RdHi, Rm, Rs UMAAL RdLo, RdHi, Rm, Rs SMULL{S} RdLo, RdHi, Rm, Rs SMLAL{S} RdLo, RdHi, Rm, Rs SMULxy Rd, Rm, Rs SMULWy Rd, Rm, Rs SMLAxy Rd, Rm, Rs, Rn SMLAWy Rd, Rm, Rs, Rn SMLALxy RdLo, RdHi, Rm, Rs SMUAD{X} Rd, Rm, Rs SMLAD{X} Rd, Rm, Rs, Rn SMLALD{X} RdLo, RdHi, Rm, Rs SMUSD{X} Rd, Rm, Rs SMLSD{X} Rd, Rm, Rs, Rn SMLSLD{X} RdLo, RdHi, Rm, Rs SMMUL {R} Rd, Rm, Rs SMMLA{R} Rd, Rm, Rs, Rn SMMLS {R} Rd, Rm, Rs, Rn MIA Ac, Rm, Rs MIAPH Ac, Rm, Rs MIAxy Ac, Rm, Rs``` | N Z $\mathrm{C}^{*}$  <br> N Z $\mathrm{C}^{*}$  <br>     <br> N Z $\mathrm{C}^{*}$ $\mathrm{~V}^{*}$ <br> N Z $\mathrm{C}^{*}$ $\mathrm{~V}^{*}$ <br>     <br> N Z $\mathrm{C}^{*}$ $\mathrm{~V}^{*}$ <br> N Z $\mathrm{C}^{*}$ $\mathrm{~V}^{*}$ | ```\(\mathrm{Rd}:=(\mathrm{Rm} * \mathrm{Rs})[31: 0] \quad\) (If Rs is Rd, S can be used in Thumb-2) \(\mathrm{Rd}:=(\mathrm{Rn}+(\mathrm{Rm} * \mathrm{Rs}))[31: 0]\) \(\mathrm{Rd}:=(\mathrm{Rn}-(\mathrm{Rm} * \mathrm{Rs}))[31: 0]\) RdHi,RdLo := unsigned(Rm * Rs) RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs) \(\mathrm{RdHi}, \mathrm{RdLo}:=\) unsigned(RdHi \(+\mathrm{RdLo}+\mathrm{Rm} * \mathrm{Rs})\) RdHi,RdLo := signed(Rm * Rs) RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs) \(\operatorname{Rd}:=\operatorname{Rm}[\mathrm{x}] * \operatorname{Rs}[\mathrm{y}]\) \(\operatorname{Rd}:=(\mathrm{Rm} * \mathrm{Rs}[\mathrm{y}])[47: 16]\) \(\mathrm{Rd}:=\mathrm{Rn}+\mathrm{Rm}[\mathrm{x}] * \mathrm{Rs}[\mathrm{y}]\) \(\mathrm{Rd}:=\mathrm{Rn}+(\mathrm{Rm}\) * \(\mathrm{Rs}[\mathrm{y}])[47: 16]\) \(\mathrm{RdHi}, \mathrm{RdLo}:=\mathrm{RdHi}, \mathrm{RdLo}+\mathrm{Rm}[\mathrm{x}] * \mathrm{Rs}[\mathrm{y}]\) \(\operatorname{Rd}:=\operatorname{Rm}[15: 0] * \operatorname{RsX}[15: 0]+\operatorname{Rm}[31: 16] * \operatorname{RsX}[31: 16]\) \(\mathrm{Rd}:=\mathrm{Rn}+\mathrm{Rm}[15: 0]\) * \(\mathrm{RsX}[15: 0]+\operatorname{Rm}[31: 16] * \operatorname{RsX}[31: 16]\) \(\mathrm{RdHi}, \mathrm{RdLo}:=\mathrm{RdHi}, \mathrm{RdLo}+\mathrm{Rm}[15: 0]\) * \(\mathrm{RsX}[15: 0]+\mathrm{Rm}[31: 16]\) * \(\mathrm{RsX}[31: 16]\) \(\operatorname{Rd}:=\operatorname{Rm}[15: 0] * \operatorname{RsX}[15: 0]-\operatorname{Rm}[31: 16] * \operatorname{RsX}[31: 16]\) \(\operatorname{Rd}:=\mathrm{Rn}+\operatorname{Rm}[15: 0]\) * \(\operatorname{RsX}[15: 0]-\operatorname{Rm}[31: 16]\) * \(\operatorname{RsX}[31: 16]\) RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16] Rd := (Rm * Rs)[63:32] \(\mathrm{Rd}:=\mathrm{Rn}+(\mathrm{Rm} * \mathrm{Rs})[63: 32]\) \(\mathrm{Rd}:=\mathrm{Rn}-(\mathrm{Rm} * \mathrm{Rs})\) [63:32] \(\mathrm{Ac}:=\mathrm{Ac}+\mathrm{Rm} * \mathrm{Rs}\) \(\mathrm{Ac}:=\mathrm{Ac}+\operatorname{Rm}[15: 0] * \operatorname{Rs}[15: 0]+\operatorname{Rm}[31: 16] * \operatorname{Rs}[31: 16]\) \(\mathrm{Ac}:=\mathrm{Ac}+\mathrm{Rm}[\mathrm{x}] * \mathrm{Rs}[\mathrm{y}]\)``` | $\begin{gathered} \hline \mathrm{N}, \mathrm{~S} \\ \mathrm{~S} \\ \mathrm{~S} \\ \mathrm{~S} \\ \\ \mathrm{~S} \\ \mathrm{~S} \\ \\ \\ \mathrm{Q} \\ \mathrm{Q} \\ \\ \mathrm{Q} \\ \mathrm{Q} \\ \mathrm{Q} \\ \mathrm{Q} \end{gathered}$ |
| Divide | Signed or Unsigned | RM | <op> Rd, Rn, Rm |  | $\mathrm{Rd}:=\mathrm{Rn} / \mathrm{Rm}$ <op> is SDIV (signed) or U | T |
| Move data | Move not top wide 40-bit accumulator to register register to 40-bit accumulator | $\begin{aligned} & \mathrm{T} 2 \\ & \mathrm{~T} 2 \\ & \mathrm{XS} \\ & \mathrm{XS} \end{aligned}$ | MOV\{S\} Rd, <Operand2> <br> MVN \{S \} Rd, <Operand2> <br> MOVT Rd, \#<imm16> <br> MOV Rd, \#<imm16> <br> MRA RdLo, RdHi, Ac <br> MAR Ac, RdLo, RdHi | $\begin{array}{lll} \hline \mathrm{N} & \mathrm{Z} & \mathrm{C} \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} \end{array}$ | $\operatorname{Rd}:=$ Operand2 See also Shift instructions $\operatorname{Rd}:=0 x F F F F F F F F$ EOR Operand2 $\operatorname{Rd}[31: 16]:=\operatorname{imm} 16, \operatorname{Rd}[15: 0]$ unaffected, imm16 range 0-65535 $\operatorname{Rd}[15: 0]:=\operatorname{imm} 16, \operatorname{Rd}[31: 16]=0$, imm16 range 0-65535 $\operatorname{RdLo}:=\operatorname{Ac}[31: 0], \operatorname{RdHi}:=\operatorname{Ac}[39: 32]$ $\operatorname{Ac}[31: 0]:=\operatorname{RdLo}, \operatorname{Ac}[39: 32]:=\operatorname{RdHi}[7: 0]$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ |
| Shift | Arithmetic shift right Logical shift left Logical shift right Rotate right Rotate right with extend |  | ASR \{S $R d$, $R m$, $<R s \mid s h>$ <br> LSL $\{S\}$ $R d$, $R m$, $<R s \mid s h>$ <br> LSR \{S $\}$ $R d$, $R m$, $<R s \mid s h>$ <br> $R O R\{S\}$ $R d$, $R m$, $<R s \mid s h>$ <br> $R R X\{S\}$ $R d$, $R m$  | $N$ $Z$ $C$ <br> $N$ $Z$ $C$ <br> $N$ $Z$ $C$ <br> $N$ $Z$ $C$ <br> $N$ $Z$ $C$ |  | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \\ & \mathrm{~N} \\ & \mathrm{~N} \end{aligned}$ |
| Count lead | ding zeros | 5 | CLZ Rd, Rm |  | $\mathrm{Rd}:=$ number of leading zeros in Rm |  |
| Compare | Compare negative |  | CMP Rn, <Operand2> CMN Rn, <Operand2> | $\begin{array}{\|llll\|} \hline N & Z & C & V \\ N & Z & C & V \end{array}$ | Update CPSR flags on Rn - Operand2 <br> Update CPSR flags on $\mathrm{Rn}+$ Operand 2 | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ |
| Logical | Test Test equivalence AND EOR ORR ORN Bit Clear | T2 | TST Rn, <Operand2> <br> TEQ Rn, <Operand2> <br> AND \{S \} Rd, Rn, <Operand2> <br> EOR\{S\} Rd, Rn, <Operand2> <br> ORR\{S\} Rd, Rn, <Operand2> <br> ORN\{S\} Rd, Rn, <Operand2> <br> BIC\{S\} Rd, Rn, <Operand2> | N Z C <br> N Z C <br> N Z C <br> N Z C <br> N Z C <br> N Z C <br> N Z C | ```Update CPSR flags on Rn AND Operand2 Update CPSR flags on Rn EOR Operand2 Rd := Rn AND Operand2 Rd := Rn EOR Operand2 Rd := Rn OR Operand 2 Rd := Rn OR NOT Operand2 \(\mathrm{Rd}:=\mathrm{Rn}\) AND NOT Operand2``` | N <br> N <br> N <br> N <br> T <br> N |

## ARM and Thumb-2 Instruction Set

## Quick Reference Card

| Operation |  | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit field | Bit Field Clear <br> Bit Field Insert <br> Signed Bit Field Extract <br> Unsigned Bit Field Extract | $\begin{aligned} & \mathrm{T} 2 \\ & \mathrm{~T} 2 \\ & \mathrm{~T} 2 \\ & \mathrm{~T} 2 \end{aligned}$ | BFC Rd, \#<lsb>, \#<width> <br> BFI Rd, Rn, \#<lsb>, \#<width> <br> SBFX Rd, Rn, \#<lsb>, \#<width> <br> UBFX Rd, Rn, \#<lsb>, \#<width> | $\begin{aligned} & \operatorname{Rd}[(\text { width+lsb-1):lsb] }:=0, \text { other bits of Rd unaffected } \\ & \operatorname{Rd}[(\text { width }+1 s b-1): 1 \mathrm{lsb}]:=\operatorname{Rn}[(\text { width-1 }): 0], \text { other bits of } \operatorname{Rd} \text { unaffected } \\ & \operatorname{Rd}[(\text { width }-1): 0]=\operatorname{Rn}[(\text { width }+1 s b-1): l s b], \operatorname{Rd}[31: \text { width }]=\operatorname{Replicate}(\operatorname{Rn}[\text { width+lsb-1] }) \\ & \operatorname{Rd}[(\text { width }-1): 0]=\operatorname{Rn}[(\text { width }+1 s b-1): l s b], \operatorname{Rd}[31: \text { width }]=\operatorname{Replicate}(0) \end{aligned}$ |  |
| Pack | Pack halfword bottom + top Pack halfword top + bottom | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & \text { PKHBT Rd, Rn, } \operatorname{Rm}\{, \operatorname{LSL} \#<\operatorname{sh}>\} \\ & \text { PKHTB Rd, } \mathrm{Rn}, \operatorname{Rm}\{, \mathrm{ASR} \#<\operatorname{sh}>\} \end{aligned}$ | $\operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0], \operatorname{Rd}[31: 16]:=(\operatorname{Rm} \operatorname{LSL} \operatorname{sh})[31: 16]$. sh $0-31$. $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16], \operatorname{Rd}[15: 0]:=(\operatorname{Rm}$ ASR $\operatorname{sh})[15: 0]$. sh $1-32$. |  |
| Signed extend | Halfword to word Two bytes to halfwords <br> Byte to word | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \end{aligned}$ | SXTH Rd, Rm\{, ROR \#<Sh>\} <br> SXTB16 Rd, Rm\{, ROR \#<sh>\} <br> SXTB Rd, Rm\{, ROR \#<Sh>\} | $\operatorname{Rd}[31: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[15: 0])$. sh $0-3$. $\operatorname{Rd}[31: 16]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16])$, $\quad \operatorname{Rd}[15: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0])$. sh $0-3$. $\operatorname{Rd}[31: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0])$. sh $0-3$. | N N |
| Unsigned extend | Halfword to word Two bytes to halfwords <br> Byte to word | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ | ```UXTH Rd, Rm{, ROR #<sh>} UXTB16 Rd, Rm{, ROR #<sh>} UXTB Rd, Rm{, ROR #<sh>}``` | $\operatorname{Rd}[31: 0]:=$ ZeroExtend((Rm ROR $(8 * \operatorname{sh}))[15: 0])$ sh $0-3$. $\operatorname{Rd}[31: 16]:=$ ZeroExtend((Rm ROR $(8 * \operatorname{sh}))[23: 16])$, $\quad \operatorname{Rd}[15: 0]:=$ ZeroExtend $((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0])$. sh $0-3$. $\operatorname{Rd}[31: 0]:=$ ZeroExtend( $(\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0])$ sh $0-3$. | N N |
| Signed extend with add | Halfword to word, add Two bytes to halfwords, add Byte to word, add | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | ```SXTAH Rd, Rn, Rm{, ROR #<sh>} SXTAB16 Rd, Rn, Rm{, ROR #<sh>} SXTAB Rd, Rn, Rm{, ROR #<sh>}``` | $\begin{aligned} & \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[15: 0]) \text {. sh } 0-3 . \\ & \operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16]), \\ & \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text { ) sh 0-3. } \\ & \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text {. sh } 0-3 . \end{aligned}$ |  |
| Unsigned extend with add | Halfword to word, add Two bytes to halfwords, add Byte to word, add | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | ```UXTAH Rd, Rn, Rm{, ROR #<Sh>} UXTAB16 Rd, Rn, Rm{, ROR #<sh>} UXTAB Rd, Rn, Rm{, ROR #<sh>}``` | $\operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[15: 0])$. sh $0-3$. $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16])$, $\quad \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0])$. sh $0-3$. $\operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0])$ sh $0-3$. |  |
| Reverse | Bits in word <br> Bytes in word <br> Bytes in both halfwords <br> Bytes in low halfword, sign extend | $\begin{gathered} \mathrm{T} 2 \\ 6 \\ 6 \\ 6 \end{gathered}$ | RBIT Rd, Rm REV Rd, Rm REV16 Rd, Rm REVSH Rd, Rm | $\begin{aligned} & \text { For }(\mathrm{i}=0 ; \mathrm{i}<32 ; \mathrm{i}++): \operatorname{Rd}[\mathrm{i}]=\operatorname{Rm}[31-\mathrm{i}] \\ & \operatorname{Rd}[31: 24]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[23: 16]:=\operatorname{Rm}[15: 8], \operatorname{Rd}[15: 8]:=\operatorname{Rm}[23: 16], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[31: 24] \\ & \operatorname{Rd}[15: 8]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[15: 8], \operatorname{Rd}[31: 24]:=\operatorname{Rm}[23: 16], \operatorname{Rd}[23: 16]:=\operatorname{Rm}[31: 24] \\ & \operatorname{Rd}[15: 8]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[15: 8], \operatorname{Rd}[31: 16]:=\operatorname{Rm}[7] * \& F F F F \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \\ & \mathrm{~N} \end{aligned}$ |
| Select | Select bytes | 6 | SEL Rd, Rn, Rm | $\operatorname{Rd}[7: 0]:=\operatorname{Rn}[7: 0]$ if GE[0] $=1$, else $\operatorname{Rd}[7: 0]:=\operatorname{Rm}[7: 0]$ <br> Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3] |  |
| If-Then | If-Then | T2 | IT\{pattern\} \{cond\} | Makes up to four following instructions conditional, according to pattern. pattern is a string of up to three letters. Each letter can be T (Then) or E (Else). <br> The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T , or the inverse of cond if the corresponding letter is E . <br> See Table Condition Field for available condition codes. | T, U |
| Branch | Branch <br> with link <br> and exchange <br> with link and exchange (1) <br> with link and exchange (2) <br> and change to Jazelle state <br> Compare, branch if (non) zero <br> Table Branch Byte <br> Table Branch Halfword | 4T <br> 5T <br> 5 <br> 5J <br> T2 <br> T2 <br> T2 | ```B <label> BL <label> BX Rm BLX <label> BLX Rm BXJ Rm CB{N}Z Rn,<label> TBB [Rn, Rm] TBH [Rn, Rm, LSL #1]``` | ```PC := label. label is this instruction \(\pm 32 \mathrm{MB}\) (T2: \(\pm 16 \mathrm{MB}, \mathrm{T}:-252-+256 \mathrm{~B}\) ) \(\mathrm{LR}:=\) address of next instruction, \(\mathrm{PC}:=\) label. label is this instruction \(\pm 32 \mathrm{MB}(\mathrm{T} 2: \pm 16 \mathrm{MB})\). \(\mathrm{PC}:=\mathrm{Rm}\). Target is Thumb if \(\mathrm{Rm}[0]\) is \(1, \mathrm{ARM}\) if \(\mathrm{Rm}[0]\) is 0 . LR := address of next instruction, PC := label, Change instruction set. label is this instruction \(\pm 32 \mathrm{MB}\) ( \(\mathrm{T} 2: \pm 16 \mathrm{MB}\) ). \(\operatorname{LR}:=\) address of next instruction, \(\mathrm{PC}:=\operatorname{Rm}[31: 1]\). Change to Thumb if \(\operatorname{Rm}[0]\) is 1 , to ARM if \(\operatorname{Rm}[0]\) is 0 . Change to Jazelle state if available If \(\operatorname{Rn}\{==\) or \(!=\} 0\) then \(P C:=\) label. label is (this instruction +4-130). \(\mathrm{PC}=\mathrm{PC}+\) ZeroExtend \((\) Memory \((\mathrm{Rn}+\mathrm{Rm}, 1) \ll 1)\). Branch range 4-512. Rn can be PC. \(\mathrm{PC}=\mathrm{PC}+\) ZeroExtend \((\) Memory \((\mathrm{Rn}+\mathrm{Rm} \ll 1,2) \ll 1)\). Branch range 4-131072. Rn can be PC.``` | $\begin{array}{\|c\|} \hline \mathrm{N}, \mathrm{~B} \\ \mathrm{~N} \\ \mathrm{C} \\ \mathrm{~N} \\ \\ \mathrm{~N}, \mathrm{~T}, \mathrm{U} \\ \mathrm{~T}, \mathrm{U} \\ \mathrm{~T}, \mathrm{U} \end{array}$ |
| Move to or from PSR | PSR to register register flags to APSR flags immediate flags to APSR flags register to PSR immediate to PSR |  | ```MRS Rd, <PSR> MSR APSR_<flags>, Rm MSR APSR_<flags>, #<imm8m> MSR <PSR>_<fields>, Rm MSR <PSR>_<fields>, #<imm8m>``` | $\begin{aligned} & \text { Rd }:=\text { PSR } \\ & \text { APSR_<flags> := Rm } \\ & \text { APSR_<flags }>:=\text { immed_8r } \\ & \text { PSR }:=\text { Rm (selected bytes only) } \\ & \text { PSR }:=\text { immed_8r (selected bytes only) } \end{aligned}$ |  |
| Processor state change | Change processor state <br> Change processor mode <br> Set endianness | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | CPSID <iflags> \{, \#<p_mode>\} <br> CPSIE <iflags> \{, \#<p_mode>\} <br> CPS \#<p_mode> <br> SETEND <endianness> | Disable specified interrupts, optional change mode. <br> Enable specified interrupts, optional change mode. <br> Sets endianness for loads and stores. <endianness> can be BE (Big Endian) or LE (Little Endian). | $\begin{gathered} \mathrm{U}, \mathrm{~N} \\ \mathrm{U}, \mathrm{~N} \\ \mathrm{U} \\ \mathrm{U}, \mathrm{~N} \end{gathered}$ |

## ARM and Thumb-2 Instruction Set Quick Reference Card

| Single data i | res | § | Assembler | Action if <op> is LDR | Action if <op> is STR | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load or store word, byte or halfword | Immediate offset <br> Post-indexed, immediate <br> Register offset <br> Post-indexed, register <br> PC-relative |  | ```<op>{size}{T} Rd, [Rn {, #<offset>}]{!} <op>{size}{T} Rd, [Rn], #<offset> <op>{size} Rd, [Rn, +/-Rm {, <opsh>}]{!} <op>{size}{T} Rd, [Rn], +/-Rm {, <opsh>} <op>{size} Rd, <label>``` | $\begin{aligned} & \hline \operatorname{Rd}:=\text { [address, size] } \\ & \mathrm{Rd}:=\text { [address, size] } \\ & \mathrm{Rd}:=\text { [address, size] } \\ & \mathrm{Rd}:=\text { [address, size }] \\ & \mathrm{Rd}:=[\text { label, size }] \\ & \hline \end{aligned}$ | [address, size] := Rd <br> [address, size] := Rd <br> [address, size] := Rd <br> [address, size] := Rd <br> Not available | $\begin{gathered} 1, \mathrm{~N} \\ 2 \\ 3, \mathrm{~N} \\ 4 \\ 5, \mathrm{~N} \end{gathered}$ |
| Load or store doubleword | Immediate offset <br> Post-indexed, immediate <br> Register offset <br> Post-indexed, register <br> PC-relative | 5 E 5 E 5 E 5 E 5 E | ```<op>D Rd1, Rd2, [Rn {, #<offset>}]{!} <op>D Rd1, Rd2, [Rn], #<offset> <op>D Rd1, Rd2, [Rn, +/-Rm {, <opsh>}]{!} <op>D Rd1, Rd2, [Rn], +/-Rm {, <opsh>} <op>D Rd1, Rd2, <label>``` | $\begin{aligned} & \text { Rd1 }:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd1 }:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd1 }:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd } 1:=\text { [address], Rd2 }:=\text { [address }+4] \\ & \text { Rd } 1:=\text { [label], Rd2 }:=\text { [label }+4] \end{aligned}$ | $\begin{aligned} & [\text { address }]:=\text { Rd1, [address }+4]:=\mathrm{Rd} 2 \\ & \text { [address] }:=\text { Rd1, [address }+4]:=\mathrm{Rd} 2 \\ & \text { [address] }:=\text { Rd1, [address }+4]:=\mathrm{Rd2} \\ & \text { [address] }:=\text { Rd1, [address + 4] }:=\mathrm{Rd} 2 \\ & \text { Not available } \end{aligned}$ | $\begin{aligned} & 6,9 \\ & 6,9 \\ & 7,9 \\ & 7,9 \\ & 8,9 \end{aligned}$ |


| Preload data or instruction | §(PLD) | §(PLI) | §(PLDW) | Assembler | Action if <op> is PLD | Action if <op> is PLI | Action if <op> is PLDW | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate offset | 5 E | 7 | 7MP | <op> [Rn \{, \#<offset>\}] | Preload [address, 32] (data) | Preload [address, 32] (instruction) | Preload to Write [address, 32] (data) | 1, C |
| Register offset | 5E | 7 | 7MP | <op> [Rn, +/-Rm \{, <opsh>\}] | Preload [address, 32] (data) | Preload [address, 32] (instruction) | Preload to Write [address, 32] (data) | 3, C |
| PC-relative | 5E | 7 |  | <op> <label> | Preload [label, 32] (data) | Preload [label, 32] (instruction) |  | 5, C |


| Other memory o | rations | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load multiple | Block data load return (and exchange) and restore CPSR User mode registers |  | ```LDM{IA\|IB|DA|DB} Rn{!}, <reglist-PC> LDM{IA|IB|DA|DB} Rn{!}, <reglist+PC> LDM{IA|IB|DA|DB} Rn{!}, <reglist+PC>^ LDM{IA|IB|DA|DB} Rn, <reglist-PC>^``` | Load list of registers from [Rn] <br> Load registers, $\mathrm{PC}:=[$ address $][31: 1]$ (§ 5 T : Change to Thumb if [address][0] is 1 ) Load registers, branch (§ 5 T : and exchange), CPSR := SPSR. Exception modes only. Load list of User mode registers from [Rn]. Privileged modes only. | $\begin{gathered} \hline \mathrm{N}, \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \\ \hline \end{gathered}$ |
| Pop |  |  | POP <reglist> | Canonical form of LDM SP!, <reglist> | N |
| Load exclusive | Semaphore operation <br> Halfword or Byte <br> Doubleword | 6 <br> 6K <br> 6K | $\begin{aligned} & \text { LDREX Rd, [Rn] } \\ & \text { LDREX }\{\mathrm{H} \mid \mathrm{B}\} \mathrm{Rd}, \quad[\mathrm{Rn}] \\ & \text { LDREXD Rd1, Rd2, [Rn] } \end{aligned}$ | Rd $:=[\mathrm{Rn}]$, tag address as exclusive access. Outstanding tag set if not shared address. <br> Rd, Rn not PC. <br> $\operatorname{Rd}[15: 0]:=[\mathrm{Rn}]$ or $\operatorname{Rd}[7: 0]:=[\mathrm{Rn}]$, tag address as exclusive access. <br> Outstanding tag set if not shared address. Rd, Rn not PC. <br> $\operatorname{Rd} 1:=[\mathrm{Rn}], \mathrm{Rd} 2:=[\mathrm{Rn}+4]$, tag addresses as exclusive access <br> Outstanding tags set if not shared addresses. Rd1, Rd2, Rn not PC. | 9 |
| Store multiple | Push, or Block data store User mode registers |  | STM $\{\mathrm{IA}\|\mathrm{IB}\| \mathrm{DA} \mid \mathrm{DB}\}$ Rn\{!\}, <reglist> STM\{IA\|IB|DA|DB\} Rn\{!\}, <reglist>^ | Store list of registers to [Rn] <br> Store list of User mode registers to [Rn]. Privileged modes only. | $\begin{gathered} \hline \mathrm{N}, \mathrm{I} \\ \mathrm{I} \end{gathered}$ |
| Push |  |  | PUSH <reglist> | Canonical form of STMDB SP!, <reglist> | N |
| Store exclusive | Semaphore operation Halfword or Byte Doubleword | $\begin{gathered} 6 \\ 6 \mathrm{~K} \\ 6 \mathrm{~K} \end{gathered}$ | STREX Rd, Rm, [Rn] $\operatorname{STREX\{ H\|B\} } R \mathrm{Rd}, \mathrm{Rm}, \quad[\mathrm{Rn}]$ STREXD Rd, Rm1, Rm2, [Rn] | If allowed, $[\mathrm{Rn}]:=\mathrm{Rm}$, clear exclusive $\mathrm{tag}, \mathrm{Rd}:=0$. Else $\mathrm{Rd}:=1$. Rd, Rm, Rn not PC. <br> If allowed, $[\mathrm{Rn}]:=\operatorname{Rm}[15: 0]$ or $[\mathrm{Rn}]:=\operatorname{Rm}[7: 0]$, clear exclusive tag, $\mathrm{Rd}:=0$. Else $\mathrm{Rd}:=1$ $\mathrm{Rd}, \mathrm{Rm}, \mathrm{Rn}$ not PC . <br> If allowed, $[\mathrm{Rn}]:=\mathrm{Rm} 1,[\mathrm{Rn}+4]:=\mathrm{Rm} 2$, clear exclusive tags, $\mathrm{Rd}:=0$. Else $\mathrm{Rd}:=1$ $\mathrm{Rd}, \mathrm{Rm} 1, \mathrm{Rm} 2, \mathrm{Rn}$ not PC . | 10 |
| Clear exclusive |  | 6K | CLREX | Clear local processor exclusive tag | C |


| Notes: availability and range of options for Load, Store, and Preload operations <br> Note$\|$ ARM Word, B, D |
| :--- |
| 1 |

## ARM and Thumb-2 Instruction Set

## Quick Reference Card

| Coprocessor operations | § | Assembler |  | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data operations |  | CDP 22$\}$ <copr>, <op1>, CRd, CRn, CRm\{, <op2>\} |  | Coprocessor defined | C2 |
| Move to ARM register from coprocessor |  | $\operatorname{MRC}\{2\}$ <copr>, <op1>, Rd, CRn, CRm\{, <op2>\} |  | Coprocessor defined | C2 |
| Two ARM register move | 5E | MRRC <copr>, <op1>, Rd, Rn, CRm |  | Coprocessor defined |  |
| Alternative two ARM register move | 6 | MRRC2 <copr>, <op1>, Rd, Rn, CRm |  | Coprocessor defined | C |
| Move to coproc from ARM reg |  | MCR\{2\} <copr>, <op1>, Rd, CRn, CRm\{, <op2>\} |  | Coprocessor defined | C2 |
| Two ARM register move | 5E | MCRR <copr>, <op1>, Rd, Rn, CRm |  | Coprocessor defined |  |
| Alternative two ARM register move | 6 | MCRR2 <copr>, <op1>, Rd, Rn, CRm |  | Coprocessor defined | C |
| Loads and stores, pre-indexed |  | <op>\{2\} <copr>, CRd, [Rn, \#+/-<offset8*4>] \{! \} | op: LDC or STC. offset: multiple of 4 in range 0 to 1020. | Coprocessor defined | C2 |
| Loads and stores, zero offset |  | <op> 2 \} <copr>, CRd, [Rn] \{, 8-bit copro. option\} | op: LDC or STC. | Coprocessor defined | C2 |
| Loads and stores, post-indexed |  | <op> 22$\}$ <copr>, CRd, [Rn], \#+/-<offset8*4> | op: LDC or STC. offset: multiple of 4 in range 0 to 1020. | Coprocessor defined | C2 |


| Miscellaneous operations |  | § | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Swap word <br> Swap byte |  |  | $\begin{aligned} & \text { SWP Rd, Rm, }[R n] \\ & \text { SWPB Rd, Rm, }[R n] \end{aligned}$ | $\begin{aligned} & \text { temp }:=[\operatorname{Rn}],[\operatorname{Rn}]:=\operatorname{Rm}, \operatorname{Rd}:=\text { temp. } \\ & \text { temp }:=\operatorname{ZeroExtend}([\operatorname{Rn}][7: 0]),[\operatorname{Rn}][7: 0]:=\operatorname{Rm}[7: 0], \operatorname{Rd}:=\text { temp } \end{aligned}$ | $\begin{aligned} & \text { A, D } \\ & \text { A, D } \end{aligned}$ |
| Store return state <br> Return from exception <br> Breakpoint <br> Secure Monitor Call <br> Supervisor Call |  | $\begin{aligned} & \hline 6 \\ & 6 \\ & 5 \\ & \mathrm{Z} \end{aligned}$ | ```SRS{IA\|IB|DA|DB} SP{!}, #<p_mode> RFE{IA|IB|DA|DB} Rn{!} BKPT <imm16> SMC <imm4> SVC <imm24>``` | $\begin{aligned} & {[\mathrm{SPm}]:=\mathrm{LR},[\mathrm{SPm}+4]:=\mathrm{CPSR}} \\ & \mathrm{PC}:=[\mathrm{Rn}], \mathrm{CPSR}:=[\mathrm{Rn}+4] \end{aligned}$ <br> Prefetch abort or enter debug state. 16-bit bitfield encoded in instruction. <br> Secure Monitor Call exception. 4-bit bitfield encoded in instruction. Formerly SMI. <br> Supervisor Call exception. 24-bit bitfield encoded in instruction. Formerly SWI. | $\begin{gathered} \hline \mathrm{C}, \mathrm{I} \\ \mathrm{C}, \mathrm{I} \\ \mathrm{C}, \mathrm{~N} \\ \\ \mathrm{~N} \end{gathered}$ |
| No operation |  | 6K | NOP | None, might not even consume any time. | N, V |
| Hints | Debug Hint <br> Data Memory Barrier <br> Data Synchronization Barrier <br> Instruction Synchronization Barrier <br> Set event <br> Wait for event <br> Wait for interrupt <br> Yield | 7 7 7 7 7 7 6 K 6 K 6 K 6 K | $\begin{array}{\|l} \text { DBG } \\ \text { DMB } \\ \text { DSB } \\ \text { ISB } \\ \text { SEV } \\ \text { WFE } \\ \text { WFI } \\ \text { YIELD } \end{array}$ | Provide hint to debug and related systems. <br> Ensure the order of observation of memory accesses. <br> Ensure the completion of memory accesses, <br> Flush processor pipeline and branch prediction logic. <br> Signal event in multiprocessor system. NOP if not implemented. <br> Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented. Wait for IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented. <br> Yield control to alternative thread. NOP if not implemented. | $\begin{aligned} & \mathrm{C} \\ & \mathrm{C} \\ & \mathrm{C} \\ & \mathrm{~N} \\ & \mathrm{~N} \\ & \mathrm{~N} \\ & \mathrm{~N} \end{aligned}$ |


| Notes |  |
| :--- | :--- |
| A | Not available in Thumb state. |
| B | Can be conditional in Thumb state without having to be in an IT block. |
| C | Condition codes are not allowed in ARM state. |
| C2 | The optional 2 is available from ARMv5. It provides an alternative operation. Condition codes are not <br> allowed for the alternative form in ARM state. |
| D | Deprecated. Use LDREX and STREX instead. |
| G | Updates the four GE flags in the CPSR based on the results of the individual operations. <br> I <br> LA is the default, and is normally omitted. |
| L | ARM: <imm8m>. 16-bit Thumb: multiple of 4 in range 0-1020. 32-bit Thumb: 0-4095. <br> Some or all forms of this instruction are 16-bit (Narrow) instructions in Thumb-2 code. For details <br> see the Thumb 16-bit Instruction Set (UAL) Quick Reference Card. |

[^0]
## ARM and Thumb-2 Instruction Set

 Quick Reference Card

## Register, optionally shifted by constant

| (No shift) | Rm | Same as Rm, LSL \#0 |
| :---: | :---: | :---: |
| Logical shift left | Rm, LSL \#<shift> | Allowed shifts 0-31 |
| Logical shift right | Rm, LSR \#<shift> | Allowed shifts 1-32 |
| Arithmetic shift right | Rm, ASR \#<shift> | Allowed shifts 1-32 |
| Rotate right | Rm, ROR \#<shift> | Allowed shifts 1-31 |
| Rotate right with extend | Rm, RRX |  |
| PSR fields | (use at least one suffix) |  |
| Suffix | Meaning |  |
| C | Control field mask byte | PSR[7:0] |
| f | Flags field mask byte | PSR[31:24] |
| S | Status field mask byte | PSR[23:16] |
| x | Extension field mask byte | PSR[15:8] |

## Proprietary Notice

Words and logos marked with ${ }^{\circledR}$ or ${ }^{\mathrm{TM}}$ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.
Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.
The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.
This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product

| Condition Field |  |  |
| :---: | :--- | :--- |
| Mnemonic | Description | Description (VFP) |
| EQ | Equal | Equal |
| NE | Not equal | Not equal, or unordered |
| CS / HS | Carry Set / Unsigned higher or same | Greater than or equal, or unordered |
| CC / LO | Carry Clear / Unsigned lower | Less than |
| MI | Negative | Less than |
| PL | Positive or zero | Greater than or equal, or unordered |
| VS | Overflow | Unordered (at least one NaN operand) |
| VC | No overflow | Not unordered |
| HI | Unsigned higher | Greater than, or unordered |
| LS | Unsigned lower or same | Less than or equal |
| GE | Signed greater than or equal | Greater than or equal |
| LT | Signed less than | Less than, or unordered |
| GT | Signed greater than | Greater than |
| LE | Signed less than or equal | Less than or equal, or unordered |
| AL | Always (normally omitted) | Always (normally omitted) |

All ARM instructions (except those with Note C or Note U) can have any one of these condition codes after the instruction mnemonic (that is, before the first space in the instruction as shown on this card). This condition is encoded in the instruction.
All Thumb-2 instructions (except those with Note U) can have any one of these condition codes after the instruction mnemonic. This condition is encoded in a preceding IT instruction (except in the case of conditional Branch instructions). Condition codes in instructions must match those in the preceding IT instruction.
On processors without Thumb-2, the only Thumb instruction that can have a condition code is B <label>.

| Processor Modes |  |
| :---: | :--- |
| 16 | User |
| 17 | FIQ Fast Interrupt |
| 18 | IRQ Interrupt |
| 19 | Supervisor |
| 23 | Abort |
| 27 | Undefined |
| 31 | System |


| Prefixes for Parallel Instructions |  |
| :--- | :--- |
| S | Signed arithmetic modulo $2^{8}$ or $2^{16}$, sets CPSR GE bits |
| Q | Signed saturating arithmetic |
| SH | Signed arithmetic, halving results |
| U | Unsigned arithmetic modulo $2^{8}$ or $2^{16}$, sets CPSR GE bits |
| UQ | Unsigned saturating arithmetic |
| UH | Unsigned arithmetic, halving results |

## Document Number

ARM QRC 0001M

## Change Log

Issue Issu
A A
C
E E
G G I K

| Date | Change |
| :--- | :--- |
| June 1995 | First Release |
| Nov 1998 | Third Release |
| Oct 2000 | Fifth Release |
| Jan 2003 | Seventh Release |
| Dec 2004 | Ninth Release |
| March 2006 | RVCT 3.0 |
| Sept 2008 | RVCT 4.0 |


| Issue | Date | Change |
| :--- | :--- | :--- |
| B | Sept 1996 | Second Release |
| D | Oct 1999 | Fourth Release |
| F | Sept 2001 | Sixth Release |
| H | Oct 2003 | Eighth Release |
| J | May 2005 | RVCT 2.2 SP1 |
| L | March 2007 | RVCT 3.1 |


[^0]:    Rn can be the PC in Thumb state in this instruction.
    Sets the Q flag if saturation (addition or substraction) or overflow (multiplication) occurs. Read and reset the Q flag using MRS and MSR.
    <sh> range is 1-32 in the ARM instruction.
    The S modifier is not available in the Thumb-2 instruction.
    Not available in ARM state.
    Not allowed in an IT block. Condition codes not allowed in either ARM or Thumb state.
    The assembler inserts a suitable instruction if the NOP instruction is not available.

